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Abstract— A current-mode ∆Σ analog-to-digital data con-
verter (ADC) for biomedical readout front-end systems is being
presented. The core of this circuit is a current-controlled ring
oscillator (CCO) whose oscillation frequency is proportional to
the input current signal. To shape the quantization noise and
improve the resolution, the CCO has been used as an integrator in
∆Σ configuration. Experimental results show that the proposed
ADC can reach to 54 dB signal-to-noise ratio while the sampling
frequency is 45.5 kHz and consuming 800 nW power (with an
oversampling ratio of 64). The sampling frequency of this ADC
can be adjusted from 700 Hz to 540 kHz with a scalable power
dissipation, corresponding to 17.5 pW/Hz sampling frequency.
I. INTRODUCTION
Current-mode analog-to-digital data converters (ADCs) are
critical components in biomedical and other similar sensory
systems [1]. The main goal in this work is to convert the
detected input current directly to digital signal just after the
sensor. In this way, it is possible to simplify the overall system,
reduce the sensitivity to noise, and do the further analysis on
data in digital domain. This requires high-precision and low-
power current-mode data converters, which are able to detect
signals in the range of few tens of pico-Amperes.
The core of the topology that is being proposed in this
work is a current-controlled oscillator (CCO) in which the
output oscillation frequency is proportional to the input cur-
rent. Hence, the output frequency is representative of the
input detected current, without implementing a transimpedance
amplifier (TIA) that is generally used in such systems. Since
the digital levels are very low, however, it is essential to
have a high resolution quantizer. To convert the oscillation
frequency to digital data with a high precision, the ring
oscillator has been used in a ∆Σ configuration in order to
shape the quantization noise [2].
The other important issue is the system energy consumption.
To reduce the power dissipation and make it suitable for
ultra-low power applications, the circuit needs to operate
in subthreshold regime. However, operating in subthreshold
regime imposes many limitations on circuit performance, and
some effects such as oscillator jitter, or device mismatch
become very important. Therefore, a very careful system level
analysis is required to study the performance of the system in
presence of different sources of nonideality. The rest of this
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Fig. 1. Behavioral model for a ring oscillator based quantizer.
article concentrates on two important issues: system analysis
and circuit implementation.
II. RING OSCILLATOR BASED ∆Σ QUANTIZER
Ring oscillator based ∆Σ (R∆Σ) modulators have recently
become very attractive for implementing high-speed and high-
resolution analog-to-digital converters [2]-[4]. In this structure,
the ring oscillator acts as the loop integrator and quantizer,
simultaneously. Ring oscillator quantizer behaves as a multi-
bit quantizer that can improve the system resolution. Also, this
type of quantizer benefits form an inherent dynamic element
matching (DEM) property that results in a more linear speci-
fication [3]. These properties make this topology very suitable
for different applications. In this work, we are employing this
topology for high-resolution and ultra-low power applications.
Figure 1 shows the behavioral model for a ring oscillator
based quantizer (ROQ). As illustrated in this figure, the ring
oscillator acts as an integrator in phase domain. To measure
the input signal, the oscillation frequency is compared to
a reference clock frequency. This could be done using a
counter [2], or a differentiator as explained in [4]. In this
step, quantization noise, E(z), appears due to the comparison
process. The quantization noise generated in each comparison
step will be considered in the next conversion step, and hence
the circuit acts as a first order ∆Σ modulator [2]. Any source
of error such as: reference clock jitter, ring oscillator jitter, and
also delay mismatch among different delay elements inside the
ring oscillator can corrupt the quantization noise, and hence
reduce the resolution of the quantizer. In the next Section,
the behavior of the quantizer in presence of these nonideality
effects will be studied.
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Fig. 2. The effect of sampling clock jitter on SNDR based on behavioral
modeling for a first order R∆Σ modulator (or equivalently ROQ).
III. ANALYSIS
In this Section, the main nonideality effects in a RΣ∆
modulator will be very briefly studied.
A. Sampling Clock Jitter
Sampling clock jitter is one of the main sources of error
in RΣ∆ modulators. Sampling clock period (Ts) acts as the
voltage reference in conventional ADCs [5]. Therefore, any
variation on Ts will affect the output linearity. In a real case
where sampling clock contains jitter, clock period can be
indicated by a random number with average value of Ts and
variance of σTs . Therefore, Ts = Ts + ∆Ts, where average
value of ∆Ts is zero and its variance is σTs .
Fig. 2 shows the effect of clock jitter on circuit dynamic
range. In this figure, the RMS value of the jitter is normalized
to the clock period. As the sampling clock frequency in this
design is very low, the effect of sampling clock jitter can be
neglected.
B. Oscillator Jitter
The jitter on edges of the ring oscillator changes its instan-
taneous oscillation frequency. This jitter changes the nominal
delay of a delay cell to:
td(i) = td + ∆td(i) + ∂td(i) (1)
where ∆td(i) represents the delay mismatch component among
different delay elements, and timing uncertainty has been
stated by ∂td(i) which has a average value of zero and variance
of σtd . Assuming that there are N complete transitions during
one Ts, the timing jitter will be accumulated over N transition,
and hence the last transition inside the time interval of Ts will
be displaced. This displacement (d) depends on the value of
∂td(i) and the number of transitions, N . Assuming normal
distribution for ring oscillator jitter [6], the variance of d is:
σd ≈ ∂td(i) ·
√
N. (2)
and worst case happens when N = Nd (Nd is the number of
delay stages in the ring oscillator). Meanwhile, as the number
of delay elements increases, the oscillator jitter effect becomes
more pronounced. Although the oscillation frequency in this
design is very low, however since the relative jitter amplitude
is considerable especially in subthreshold operating regime,
this effect should be very carefully considered in the design.
C. Delay Mismatch
In an ideal case, all the elements inside the ring oscillator
exhibit the same amount of delay. Therefore, the reference
sampling clock is counted by equally spaced pulses. In a real
implementation, there is always some mismatch among the
circuit elements, and hence among the delay values which
makes the time to digital converter nonlinear. This nonlinearity
can directly affect the dynamic range (DR) at the output of
quantizer.
The effect of delay mismatch in RΣ∆ modulators is par-
tially similar to the effect of resistor mismatch in a resistor
string based analog-to-digital converter. In this type of convert-
ers, the resistor mismatch can cause nonlinearity at the output
of ADC [5]. The difference in RΣ∆, however, is that the delay
elements are continuously changing their placement in the
queue. This effect is due to this fact that the delay element that
does the first transition in each conversion step depends on the
oscillator phase in the previous step. The continuous change
of the starting point in delay line can provide a first order
averaging over the nonlinearity of the quantizer (or DEM).
Fig. 3 illustrates a simple ring oscillator based quantizer.
The input signal is in current domain and if necessary, a
capacitance can be used to remove the DC component of
the signal as it is required in many bio-electronic interface
systems. In this design, subthreshold source-coupled logic
(STSCL) circuit topology [7] has been used to implement
the delay elements which is very convenient for implementing
ultra-low power circuits. Using this circuit configuration, the
delay of each element in a ring oscillator can be represented by
random numbers of td(i), i = 1, .., Nd with an average value
of:
td = ln 2× VSWCL/ISS (3)
and variance of σtd . Also, in a ring oscillator, the sum of the
delay values should be equal to Tosc/2, or:
Nd∑
i=1
td(i) = 1/(2fosc) = Ndtd. (4)
In other words, assuming td(i) = td + ∆td(i), then:∑Nd
i=1 ∆td(i) = 0.
D. Performance Analysis
In a ROQ, in each conversion step, the reference clock
period is divided to an integer number of N [n] and a residue
q[n] < 1 by the ring oscillator. Indeed, the reference clock
period is divided by the first N transitions of ring oscillator
and there will be a residue time smaller than the delay of stage
N + 1. Hence:
Ts[n] =
N∑
i=1
td(i)[n] + q[n]× td(N+1). (5)
Replacing the different sources of nonideality in (5) results in:
Ts[n] = N · td[n] +Rt[n] (6)
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Fig. 3. Proposed ring oscillator based quantizer uses subthreshold source-coupled logic (STSCL) circuit as delay element. Replica bias (RB) circuit is used
to generate the appropriate bias voltages for NMOS tail bias and PMOS load devices [7].
where Rt represents the residual time or quantization error in
time domain and can be calculated by:
Rt[n] =
N∑
i=1
∆td(i)+
N∑
i=1
∂td(i)+q[n]·td(N+1)−∆Ts ≈ Q[n]·td[n].
(7)
It can be seen that the total quantization noise Q depends on
the input signal level through N . The first term in right hand
of (7) is zero when N = Nd which happens when the input
signal is close to its maximum value. In this special case, the
effect of delay mismatch is negligible. However, as the number
of transitions decreases by reducing the input signal level, the
mismatch effect will become more pronounced. The second
term in (7), as represented in (2), is proportional to the time
interval that the jitter will be accumulated which has an RMS
value of ∂td
√
N . Therefore, this effect is more pronounced
when N is larger or equivalently, input signal has larger values.
Regarding (7), in presence of non-ideality effects, the quan-
tization noise power will be increased by this factor:
α[N ] = 1 +
(N+1)∑
i=1
∆td
td
+
N∑
i=1
∂td
td
− ∆Ts
td
 (8)
IV. CIRCUIT IMPLEMENTATION
In this Section, design of a current-mode ROQ based on
system requirements extracted in Section III, will be discussed.
As will be seen, the current-mode topology provides the
possibility to achieve a very wide sampling frequency range
with a scalable power consumption and 8-bit target resolution.
The ring oscillator is the most important component in a
RΣ∆ topology. As explained in Section III, oscillator jitter and
delay mismatch are the main design concerns that can affect
the modulator performance. In the following, the design of ring
oscillator with acceptable level of jitter and delay mismatch
will be addressed.
1) Delay Matching: The maximum acceptable mismatch
on gate delay puts a lower limit on area of devices inside
the delay element. Using (3), the delay mismatch of STSCL
elements can be calculated by:
(
∆td
td
)2 ≈ (∆VSW
VSW
)2 + (
∆ISS
ISS
)2 + (
∆CL
CL
)2. (9)
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Fig. 4. Effect of delay mismatch on first order quantizer based on behavioral
modeling.
Variation on VSW depends on matching of PMOS load devices
in delay elements (M3, M4, and MPR in Fig. 3). It also
depends on matching between the tail bias current of the
delay elements (ISS). The last term in (9) depends on the
total capacitive load at the output of each delay element.
This capacitance comes partially from interconnect parasitic
capacitance, and partially from parasitic capacitance of NMOS
and PMOS transistors. Therefore, a fully symmetric layout in
addition to large MOS devices are required to guarantee having
a good matching on load capacitance. Thus, it is possible to
relate the delay mismatch with the size of circuit components.
Fig. 4 shows the effect of delay mismatch on circuit SNDR.
2) Oscillator Jitter: As shown in [6], the standard deviation
of jitter in an oscillator after ∆T seconds is
σj = κ
√
∆T (10)
where κ is a proportionality constant determined by the circuit
parameters. It is shown that [8]:
κ ≥
√
8
3η
·
√
Nd · kT
P
· ( VDD
Vchar
+
VDD
RLISS
) (11)
where k is Boltzmann’s constant, T is the junction temper-
ature, Nd is the number of delay elements, P is the total
oscillator power consumption, and η ≈ td/tr is a function of
rise time and delay in each delay element. Meanwhile, Vchar
is the characteristic voltage of the device [8]. Assuming that
10
20
30
40
50
60
10-5 10
-4
10
-3
10
-2
10
-1
Oscillator Jitter / td
S
N
D
R
, 
[d
B
]
Nd = 15
Ain = 0.5
Fig. 5. Effect of oscillator jitter on first order quantizer SNDR based on
behavioral modeling.
Vchar ≈ 4UT for subthreshold devices, and VSW ≈ 8UT ,
then:
κ >
√
q/(ηISS) (12)
where q is the unit electron charge in Coulomb. It can be seen
that the only way to reduce the jitter is to increase the tail bias
current of the ring oscillator. To have a RMS jitter value not
more than σj,Max, tail bias current of each delay cell should
be larger than:
ISS >
√
2 ln 2qVSWCLNdeta/σj,Max (13)
In R∆Σ topology, in each conversion step, the first tran-
sition occurs after td seconds with jitter variation of κ ·
√
td.
The following transitions occur at i × td, i = 2, ..., N with
standard variation of κ ·√i · td. Therefore, the maximum jitter
value will happen when N = Nd which is equal to
σj,Max ≤ κ
√
Ts (14)
V. EXPERIMENTAL RESULTS
Fig. 6(a) shows the photomicrograph of the test chip fabri-
cated in CMOS 90 nm technology. To be able to perform the
measurements at very low currents levels (100 pA to 100 nA),
a linear and programmable current divider has been used in
front of the circuit. An external sinusoidal current source with
maximum amplitude of 1 µA is applied to the programmable
current divider circuit and output current can be programmed
using two external digital signals.
As it is illustrated in Fig. 6(b), SNDR of the ring oscillator
quantizer remains relatively constant over sampling frequen-
cies ranging from 700 Hz (100 pA full scale current) to 540
kHz (100 nA full scale current). The measured dynamic range
is less than the expected value mainly due to the flicker noise
of the current divider front end circuit.
The test chip also includes an array of oscillators to study
the delay mismatch. Experimental data shows that the delay
mismatch is well below 1% for the designed oscillators which
means the size of delay cells and also logic cells can be
reduced slightly.
To be able to operate in such low bias current levels with
scalable power dissipation, STSCL topology has been used
for implementing both the delay elements and also the logic
circuit. Since in this type of circuits, the power dissipation is
linearly proportional to the operating frequency, as shown in
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Fig. 6. (a) Chip photomicrograph fabricated in a conventional 90 nm CMOS
technology. (b) SNDR and power dissipation versus sampling frequency based
on experimental results.
Fig. 6(b), the power dissipation of the entire quantizer circuit
is also linearly proportional to the sampling frequency.
These experimental results have been achieved for an open-
loop first-order ∆Σ modulator. Using ROCs in higher order
∆Σ loops will result in much higher dynamic range values.
VI. CONCLUSIONS
Design and analysis of a current-mode ring oscillator based
quantizer has been presented. The sensitivity of this type
of circuits to different sources of nonideality, especially to
the sampling clock jitter, oscillator jitter, and mismatch has
been analyzed and explored based on behavioral modeling. To
demonstrate the performance of ring oscillator based quantiz-
ers, an analog-to-digital converter has been implemented in
conventional CMOS 90 nm technology. Experimental results
show that this circuit can be used over a wide sampling
frequencies (700 Hz to 540 kHz) with pico-Ampere range
resolution and 12.5 nW minimum power consumption.
REFERENCES
[1] S. Solis-Bustos, et al., “A 60-dB dynamic-range CMOS sixth-order 2.4-
Hz low-pass filter for medical applications,” IEEE Trans. on Circ. and
Syst.-II, vol. 47, no. 12, pp. 1391-1395, Dec. 2000.
[2] A. Iwata, N. Skimura, M. Nagata, and T. Morie, ”An architecure of delta
sigma A-to-D converter using a voltage controlled oscillator as a multi-bit
quantizer,” in Proc. of IEEE Int. Symp. on Circ. and Syst., pp. 445-448,
May 1998.
[3] R. Naiknaware, H. Tang, and T. Fiez, ”Time-referenced single-path multi-
bit ∆Σ ADC using VCO-based quantizer,” IEEE Trans. Circuits Syst. II,
vol. 47, no.6, pp. 596-602, Jun. 2000.
[4] M. Z. Staayer and M. H. Perrot, ”A 12-Bit, 10-MHz bandwidth,
continuous-time ∆Σ ADC with a 5-bit, 950-MS/s VCO-based quantizer,”
in IEEE J. of Solid-State Circuits, vol. 43, no. 4, pp. 805-814, Apr. 2008.
[5] S. Kuboki, K. Kato, N. Miyakawa, and K. Matsubara, ”Nonliearity
analysis of resistor string A/D converters,” in IEEE Trans. on Circ. and
Syst., vol. 29, no. 6, pp. 383-390, Jun. 1982.
[6] J. McNeill, ”Jitter in ring oscillators,” IEEE J. Solid-State Circuits, vol.
32, pp. 870879, Jun. 1997.
[7] A. Tajalli, E. Vittoz, Y. Leblebici, and E. J. Brauer, ”Ultra low power
subthreshold MOS current mode logic circuits using a novel load device
concept,” in Proc. of Eur. Solid-State Cir. Conf. (ESSCIRC), Munich,
Germany, Sep. 2007, pp. 281-284.
[8] A. Hajimiri, S. Limotyrakis, and T. H. Lee, ”Jitter and phase noise in
ring oscillators,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790804,
Jun. 1999.
